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Abstract: High-throughput screening (HTS) using ion channel recording is a powerful drug discovery
technique in pharmacology. Ion channel recording with planar bilayer lipid membranes (BLM)
is scalable and has very high sensitivity. A HTS system based on BLM ion channel recording
faces three main challenges: (i) design of scalable microfluidic devices; (ii) design of compact
ultra-low-noise transimpedance amplifiers able to detect currents in the pA range with bandwidth
>10 kHz; (iii) design of compact, robust and scalable systems that integrate these two elements.
This paper presents a low-noise transimpedance amplifier with integrated A/D conversion realized
in CMOS 0.35 µm technology. The CMOS amplifier acquires currents in the range ˘200 pA and
˘20 nA, with 100 kHz bandwidth while dissipating 41 mW. An integrated digital offset compensation
loop balances any voltage offsets from Ag/AgCl electrodes. The measured open-input input-referred
noise current is as low as 4 fA/
‘
Hz at ˘200 pA range. The current amplifier is embedded in an
integrated platform, together with a microfluidic device, for current recording from ion channels.
Gramicidin-A,α-haemolysin and KcsA potassium channels have been used to prove both the platform
and the current-to-digital converter.
Keywords: transimpedance amplifier; current sensing circuit; low-noise amplifier; low-noise current
sensor; noise; ion channel recording; bilayer lipid membranes; electrophysiology
1. Introduction
Ion channels are nanoscale pores that sit in the cell membrane, allowing communication of the
cell with the external environment through ionic currents. The open/close behavior of ion channel is
modulated through different mechanisms, e.g., voltage, ligand binding, pH change, or mechanical
strain. Channels are crucial for the control of physiology and any malfunction is at the root of a
variety of pathologies and diseases [1]. Ion channel recording is an important component of the
next generation HTS diagnostic tools used for drug discovery, DNA sequencing and single molecule
detection [2]. There are two main techniques for ion channel screening:
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i Patch clamp, where a glass pipette, or a micro-aperture in a solid-state device is used to pull a
patch of cell membrane [1,3,4] (Figure 1).
ii Planar bilayer lipid membranes (BLM), where a single ion channel is inserted into a lipid bilayer
suspended over a micro-aperture [5] (Figure 1).
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Figure 1. (A) Diagram showing the patch clamp technique where a glass pipette is used to pull a 
patch of cell membrane. A low-noise transimpedance amplifier measures channel currents; (B) the 
planar bilayer membrane (BLM) technique where a suspended lipid bilayer contains an ion-channel. 
Again the current is read by a low-noise transimpedance amplifier. The picture also shows the 
electrical equivalent model of the BLM, consisting of a high value resistor (of the order of GΩ or 
greater) in parallel with a capacitance CS. 
The patch-clamp technique is widely used in modern HTS instruments. The advantages of 
patch-clamp are high fidelity, since the ion channels exist in their native physiological environment, 
together with a high level of automation and parallelization [4,6]. This technique suffers from low 
specificity and high noise since a number of different ion channels are measured together, and also 
the membrane provides a large capacitance. On the contrary, BLM technique provide excellent 
electrical sealing and high sensitivity detection, down to single molecule, with minimum noise and 
capacitance [7–9]. The design of HTS system based on BLM ion channel recording faces three main 
challenges [10]: 
i. A microfluidic device allowing stable, reliable and automatic BLM formation. 
ii. A fast low-noise electronic interface ables to acquire pA currents. 
iii. A compact, robust and scalable system containing an array of microfluidic devices and 
electronic interface. 
This paper focuses on the second challenge above; the other two challenges have been 
discussed previously [11–13]. The electronic readout is a key element in the design of a BLM-based 
HTS system. The main requirements for the electronic interface are low-noise (noise floor  
<10 fA/√Hz), high-sensitivity (transresistance >1 GΩ) and wide-bandwidth (>10 kHz) [14,15]. 
Specific requirements are mainly related to the kind of ion channel under investigation. For instance, 
potassium ion channels, such as KcsA, have fast responses (100 μs) and zero-voltage conductivity 
lower than 100 pS, resulting in currents of the order of a few pA with applied voltages lower than 
100 mV [16]. In general an ion channel has (i) very high output impedance (from 1 to 100 GΩ);  
(ii) noise level smaller than 1 pArms at 1 kHz; (iii) open/close events ranging from few milli-seconds 
to hundreds of micro-seconds and (iv) capacitance of the order of tens of pF [10,15,17]. 
The benchmark for low-noise low-current recording is the Axon Axopatch 200B, which has  
100 kHz bandwidth and input-referred noise of 6 fA/√Hz in resistive mode and of 0.7 fA/√Hz in 
capacitive mode, but it is a bulky instrument not suitable for parallel recording [18]. A great number 
of low-noise low-current readout circuits have been presented in the literature in the last few years, 
but none of them completely fits the requirements. Hsu et al. [19] presented two different designs 
both achieving 5 fA/√Hz (160 fArms at 1 kHz) but with different weaknesses: one has 560 kHz 
bandwidth but an insufficient gain of 100 MΩ; while the other has enough gain (4.7 GΩ) over a 
narrow bandwidth of 1 kHz. Moreover, both the circuits are realized using discrete components, so 
they are not the best solutions when highly-parallel (>1024 channels) HTS systems have to be 
designed. Jafari et al. [20], as well as Crescentini et al. [13], presented very low-noise CMOS frontends 
with high gain (>1 GΩ) and noise floor as low as 2 fA/√Hz (63 fArms at 1 kHz) and 3 fA/√Hz  
(95 fArms at 1 kHz) respectively, but they are limited in acquisition bandwidth, which was lower 
Figure 1. (A) Diagram showing the patch clamp technique where a glass pipette is used to pull a patch
of cell membrane. A low-noise transimpedance amplifier measures channel currents; (B) the planar
bilayer membrane (BLM) technique where a suspended lipid bilayer contains an ion-channel. Again
the current is read by a low-noise transimpedance amplifier. The picture also shows the electrical
equivalent model of the BLM, consisting of a high value resistor (of the order of GΩ or greater) in
parallel with a capacitance CS.
The patch-clamp technique is widely used in modern HTS instruments. The advantages of
patch-clamp are high fidelity, since the ion channels exist in their native physiological environment,
together with a high level of automation and parallelization [4,6]. This technique suffers from low
specificity and high noise since a number of different ion channels are measured together, and also
the membr n provides a large capacitance. On the contrary, BLM technique provide excellent
electric sealing and high sensitivity detection, down to single molecule, with minimum noise and
capacitance [7–9]. The design of HTS system based on BLM ion channel recording faces three main
challenges [10]:
i A microfluidic device allowing stable, reliable and automatic BLM formation.
ii A fast low-noise electronic interface ables to acquire pA currents.
iii A compact, robust and scalable system containing an array of microfluidic devices and
electronic interface.
This paper focuses on the second challenge above; the other two challenges have been discussed
previously [11–13]. The electronic readout is a key element in the design of a BLM-based HTS
system. The main requirements for the elec ronic interf c are low-noise (noise floor <10 fA/
‘
Hz),
high-sensitivity (transresistance >1 GΩ) and wide-bandwidth (>10 kHz) [14,15]. Specific requirements
are mainly related to the kind of ion channel under investigation. For i stance, potassium ion channels,
such as KcsA, have fast responses (100 µs) and zero-voltage conductivity lower than 100 pS, resulting
in currents of the order of a few pA with applied voltages lower than 100 mV [16]. In general an ion
channel has (i) very high output impedance (from 1 to 100 GΩ); (ii) noise level smaller than 1 pArms
at 1 kHz; (iii) open/close events ranging from few milli-seconds to hundreds of micro-seconds and
(iv) capacitance of the order of tens of pF [10,15,17].
The benchmark for low-noise low-current recording is the Axon Axopatch 200B, which has
100 kHz bandwid h and input-referred noise of 6 fA/
‘
Hz in esi tive mode and of 0.7 fA/
‘
Hz in
capacitive mode, bu it is a bulky instrument not suitable for parallel recording [18]. A great number
of low-noise low-current readout circuits have been presented in the literature in the last few years,
but none of them completely fits the requirements. Hsu et al. [19] presented two different designs both
achieving 5 fA/
‘
Hz (160 fArms at 1 kHz) but with different weaknesses: one has 560 kHz bandwidth
but an insufficient gain of 100 MΩ; while the other has enough gain (4.7 GΩ) over a narrow bandwidth
of 1 kHz. Moreover, both the circuits are realized using discrete components, so they are not the best
solutions when highly-parallel (>1024 channels) HTS systems have to be designed. Jafari et al. [20], as
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well as Crescentini et al. [13], presented very low-noise CMOS frontends with high gain (>1 GΩ) and
noise floor as low as 2 fA/
‘
Hz (63 fArms at 1 kHz) and 3 fA/
‘
Hz (95 fArms at 1 kHz) respectively,
but they are limited in acquisition bandwidth, which was lower than 10 kHz. Rosenstein et al. [21]
described a fast current readout IC for high-throughput DNA sequencing; the circuit has more than
1 MHz bandwidth but the noise floor is limited to 12 fA/
‘
Hz (380 fArms at 1 kHz).
This paper presents a low-noise transimpedance amplifier realized in CMOS 0.35 µm technology
with a measured input-referred noise as low as 4 fA/
‘
Hz (133 fArms at 1 kHz), a gain of 2.25 GΩ and
100 kHz bandwidth. The transimpedance amplifier is based on integrator-differentiator scheme [14].
The CMOS implementation is scalable in terms of the number of concurrently acquired channels while
minimizing the stray input capacitance and interference, with benefits in the noise performance since
the noise is linked to the input capacitance [13,14]. An integrator-differentiator scheme provides a
current sensing interface with the lowest noise floor, but suffers from saturation of the integrator
stage [14]. To avoid saturation while maintaining a wide acquisition bandwidth and limiting
the noise sources, we propose a periodic reset of the readout circuits at frequency fR with A/D
sampling at frequency fS >> fR, disregarding the reset behavior. In this way the folding noise due to
sampling is reduced and the bandwidth is not limited by the reset. A second-order delta-sigma (∆Σ)
analog-to-digital converter (ADC) oversamples the signal at 10 MHz and generates a 1-bit 10 MS/s
digital stream that is decimated by digital FIR filter implemented on a FPGA. This solution simplifies
the signal routing when concurrently acquiring a great number of channels, and gives a flexible
bandwidth-noise trade-off to the user by acting on the oversampling ratio (OSR) parameter in the
decimator filter [22]. The system also integrates a digital offset cancellation loop (OCL) balancing any
voltage offset from Ag/AgCl electrodes. The amplifier has been validated, together with microfluidic
devices by measuring the activity of three different ion channels: gramicidin-A, α-haemolysin and
KcsA potassium channels.
Section 2 briefly presents the overall platform and the microfluidic devices then describes the
implementation of the CMOS transimpedance amplifier circuit with detailed noise analysis. Finally,
Section 3 reports experimental measurements and validation of the proposed readout circuit.
2. Proposed Transimpedance Amplifier
2.1. Ion Channel Recording Platform
The complete ion channel recording platform is able to concurrently acquire 12-channels, and is
composed of (Figure 2):
i Three disposable microfluidic devices manufactured on a glass substrate holding 4 BLMs
each [12].
ii A small PCB hosting two CMOS 2-channel low-noise current-to-digital amplifiers that can
measure pA currents.
iii A motherboard with a digital control unit implemented in a Field Programmable Gate Array
(FPGA) [11].
All the components are integrated onto a single platform, offering a fully scalable acquisition
system. The system architecture was presented for the first time in [23], while the ability to concurrently
acquire multiple channels was previously published in [11] and [13]. This paper focuses on the design
rationale of the analog frontend of the CMOS current-to-digital amplifier. For a description of the
parallel microfluidic platform refer to [11–13].
A block diagram of the platform is shown in Figure 3. The functionality of the system is as follows.
The CMOS IC applies a voltage stimulus VSTIM to the ion channel through the low-noise amplifier
(LNA) virtual short circuit; this stimulus could be either a constant voltage or a time-varying voltage.
The ionic current flowing through the ion channel is translated into an electronic current by Ag/AgCl
electrodes in the microfluidic device. The CMOS IC acquires the input current IIN and digitizes it
into a 1-bit data stream. It uses a novel scheme for the transimpedance amplifier and a 2nd order ∆Σ
modulator targeting 16-bit resolution for the A/D conversion. The analog-to-digital converter (ADC)
output is filtered and decimated by a FIR filter implemented on a FPGA. Finally, PC communication is
via a USB link.
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Figure 2. (a) Photograph of the 12-channel parallel recording platform highlighting each element: 
three small PCBs with two CMOS current-to-digital amplifiers described in this paper, three  
4-channel microfluidic devices [12], and a PCB with FPGA and USB interface which is housed in the 
metal box; (b) Photograph of the platform showing board connections; (c) Photograph of the final 
platform with the metal box used for shielding. 
An internal digital loop compensates for any input voltage offset from the Ag/AgCl electrodes 
(Voff,ele in Figure 3) [13]. This offset cancellation is done at the beginning of each experiment as follow: 
i. Read the front-end output voltage VOUT; 
ii. Compare VOUT with the reference voltage VCM; 
iii. Change DC voltage VOFF so that it becomes equal to VCM + Voff,ele. (Note reference electrode is tight 
to VCM). 
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Figure 3. Block diagram of the system. A lipid bilayer is formed in a microfluidic chip, with 
integrated Ag/AgCl electrodes. Reference Electrode (RE) is tight to VCM while working electrode (WE) 
is connected to the input of the transimpedance amplifier. The CMOS transimpedance amplifier 
acquires the input current iIN and digitizes it into a 1-bit high-frequency delta-sigma modulated 
stream. It also compensates for electrode and opamp offset by means of a digital compensation loop 
that is activated at the beginning of every experiment. The ADC output is filtered and decimated by a 
digital FIR filter implemented on a FPGA. Data communication with PC is via a USB link. Virtual 
short circuit realized by the input LNA is used to apply a stimulus voltage vSTIM to the BLM. 
Figure 2. (a) Photograph of the 12-channel parallel recording platform highlighting each element:
three small PCBs with two CMOS current-to-digital amplifiers described in this paper, three 4-channel
microfluidic devices [12], and a PCB with FPGA a d USB interface which is housed in the metal box;
(b) Photograph of the platform showing board connections; (c) Photograph of the final platform with
the metal box used for shielding.
An internal digital loop compensates for any input voltage offset from the Ag/AgCl electrodes
(Voff,ele in Figure 3) [13]. This offset cancellation is done at the beginning of each experiment as follow:
i Read the front-end output voltage VOUT;
ii Compare VOUT with the reference voltage VCM;
iii Change DC voltage VOFF so that it becomes equal to VCM + Voff,ele. (Note reference electrode is
tight to VCM).
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acquires the input current iIN and dig tizes it into a 1-bit high-frequency del a-sigma modulated 
stream. It also compensates for electrode and opamp offset by means of a digital compensation loop 
that is activated at the beginning of every experiment. The ADC output is filtered and decimated by a 
digital FIR filter implemented on a FPGA. Data communication with PC is via a USB link. Virtual 
short circuit realized by the input LNA is used to apply a stimulus voltage vSTIM to the BLM. 
Figure 3. Block diagram of the system. A lipid bilayer is formed in a microfluidic chip, with integrated
Ag/AgCl electrodes. Reference Electrode (RE) is tight to VCM while working electrode (WE) is
connected to t e in t of the transimpedance amplifier. The CMOS transimpedanc amplifier acquires
the input current iIN and digitizes it int a 1-bit high-frequency delta-sigma modulat d s ream. It also
compensates for lec rode and opamp offset by means of a digital compensation loop that is activated
at the beginning of every experime t. The DC output is filtered and decimated by a digital FIR filter
implemented on a FPGA. Data communication with PC is via a USB link. Virtual short circuit realized
by the input LNA is used to apply a stimulus voltage vSTIM to the BLM.
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Final voltage VC applied to the LNA positive input is given by VC = VSTIM + VOFF so that VOFF
counteracts the electrode offset, while VSTIM appears as the voltage drop across bilayer membrane.
The system is fully programmable via SPI. Two input ranges are implemented (˘20 nA and ˘200 pA)
with maximum acquisition bandwidths of 100 kHz.
2.2. Microfluidic Device
The microfluidic device holds up to four separate BLMs and is manufactured on a glass
substrate [12]. It has dimensions of 15 ˆ 15 mm with integrated Ag/AgCl electrodes. Bilayers
were formed over apertures of approximately 100 µm diameter (Figure 4) [12,13]. The measured
capacitance of a bilayer suspended across a 75 µm diameter aperture is typically 15–30 pF. Complete
description of the microfluidic device can be found in [12].
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2.3. Sensing Frontend Rationale 
The front-end is based on integrator-differentiator scheme offering maximum noise 
performance due to the input integrator stage [14]. Figure 5 shows a schematic diagram of the 
complete front end. The direct signal path is composed of a current integrator, a capacitive voltage 
amplifier, a continuous-time (CT) differentiator outputting a voltage directly proportional to the 
input current IIN, and a Sallen-Key low-pass filter. Integrator, voltage amplifier and differentiator are 
periodically reset to avoid saturation, while the Sallen-Key filter holds the output voltage vOUT 
during reset. 
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reset. 
This 2-phase behavior is controlled by signal F3 internally generated from an external 80 MHz 
clock. To minimize the effect of charge injection, the control signals F1, F2 and F3 are designed to 
start at the same time but stopping one after the other, and the switches are realized by 
transmission-gates with dummy elements. 
The proposed architecture differs from a standard discrete-time transimpedance amplifier, as 
defined in [14], since the sampling frequency fS is unrelated to the reset frequency fR = 1/TR; 
specifically fS is greater than fR. In this way the acquisition bandwidth is not limited by the periodic 
reset but the noise becomes cyclostationary. Detailed analysis of the effects of cyclostationary 
properties of noise is discussed in Section 2.7. 
Figure 4. (a) Diagram showing the microfluidic device. The counter electrode sets the potential
of the top fluid chamber, which is common to every BLM. There are four separate microcavities
each with individual bilayers and separate integrated Ag/AgCl electrodes; (b) A photograph of the
microfluidic device.
2.3. Sensing Frontend Rationale
The front-end is based on integrator-differentiator scheme offering maximum noise performance
due to the input integrator stage [14]. Figure 5 shows a schematic diagram of the complete front
end. The direct signal path is composed of a current integrator, a capacitive voltage amplifier,
a continuous-time (CT) differentiator outputting a voltage directly proportional to the input current
IIN, and a Sallen-Key low-pass filter. Integrator, voltage amplifier and differentiator are periodically
reset to avoid saturation, while the Sallen-Key filter holds the output voltage vOUT during reset.
It is possible to discriminate two different phases as shown in Figure 6:
i ctive phase. During this phase vOUT ptq “ Req ¨ iIN ptq here Req is the equivalent trans-resistance
of the amplifier, which is given by:
Req “ C2C4
1C3
R4 (1)
ii Reset phase. During this phase the output voltage is kept constant while the rest of the circuit reset.
This 2-phase behavior is controlled by signal F3 internally generated from an external 80 MHz
clock. To minimize the effect of charge injection, the control signals F1, F2 and F3 are designed to start
at the same time but stopping one after the other, and the switches are realized by transmission-gates
with dum y elem nts.
The proposed architecture differs fr m a standard discrete-time transimpedanc amplifier, as
defined in [14], since the sampling frequency fS is unrelated to the reset frequency fR = 1/TR; specifically
fS is greater than fR. In this way the acquisition bandwi th i not limit d by the periodic reset but the
noise becomes cyclostationary. Detailed analysis of the effects of cyclostationary properties of noise is
discussed in ection 2.7.
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Figure 6. Timing behavior of the system. The frontend resets every period TR = 102.4 μs. During the 
reset, the output voltage is held at a constant value. AD sampling frequency is n-times higher than 
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transimpedance amplifier. The combination of Equations (1) and (2) sets a trade-off on the value of 
the feedback capacitance C1 that should be small enough to maximize Req and minimize input noise 
(see Section 2.7), but large enough to speed up the integrator. C1 was set to 1 pF, where GBW = 92 MHz, 
CP is of the order of a few pF, and CS is expected to be in the range 40–80 pF [12]. With these 
parameters, a 1 MHz bandwidth of the integrator is obtained. This value is ten times higher than 
acquisition bandwidth of the entire system and ensures a fast settling of the integrator after reset. 
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Another important limitation on the maximum frequency is given by the bandwidth of the
integrator that is almost equal to:
BWIntegrator „ GBW 1CS ` CP (2)
here GBW is the unity gain bandwidth of the OTA, CS is the capacitan e of the microfluidic se up
with the BLM, nd CP is t paras tic capacitances due to interconnects nd input stage of the
transimpedance amplifier. The combination of Equations (1) and (2) s ts a trade-off on the valu
of the feedback capacitance C1 t a shoul be small enough to maximize Req and minimize input noise
(see Section 2.7), but large enough to speed up th integrator. C1 was set to 1 pF, where GBW = 92 MHz,
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CP is of the order of a few pF, and CS is expected to be in the range 40–80 pF [12]. With these parameters,
a 1 MHz bandwidth of the integrator is obtained. This value is ten times higher than acquisition
bandwidth of the entire system and ensures a fast settling of the integrator after reset. Note that
now the acquisition bandwidth is not limited by periodical reset but only by bandwidth of the OTA
and parasitic capacitances as reported in Equation (2). The reduction of trans-resistance Req due to
the chosen value for C1 is compensated by the gain of the voltage amplifier stage placed between
integrator and differentiator.
Timing characteristics of the reset phase, which are duration τR and period TR, affect both the
signal and noise. During the reset phase, the output voltage is disconnected from the input, hence the
system does not see what the input current actually is, which leads to loss of information. As a result,
τR must be minimized while TR must be maximized. The same conclusion comes from noise analysis
(see Section 2.7). Note that the reset period TR has an upper limit given by saturation of the first two
OTAs. Assuming a maximum 200 pA DC input current (∆IIN) flowing through the input, then the
system saturates after a time TSAT given by:
TSAT “ C1∆VO1∆IIN (3)
where ∆VO1 is the maximum allowed voltage swing at the integrator output, which is equal to:
∆VO1 “ ∆VO2 C3C2 “ ∆VOUT
C3
C2
(4)
where we assumed ∆VO2 = ∆VOUT since at low frequency the gain is set by the first two stages.
Therefore the reset period T should be:
T ď TSAT “ C1C3C2
∆VOUT
∆IIN
“ C1C3
C2
C2C4
C1C3
R4 “ C4R4 (5)
where we assumed a maximized full-scale, that is:
∆VOUT “ Req∆IIN (6)
Equation (5) shows how the reset period TR is linked to the time constant C4R4; thus C4 and R4
must be maximized. Once C1, C4 and R4 are chosen, the ratio C2/C3 is given by the combination of
Equations (5) and (6). The resistor R3, and capacitor C4, creates a first-order low-pass filter, reducing
the noise before differentiation.
A list of circuit parameters is reported in Table 1. The output voltage full-scale ∆VOUT is fixed at
˘450 mV by the OTA, thus Req = 2.25 GΩ for ∆IIN = ˘200 pA and Req = 22.5 MΩ for ∆IIN = ˘20 nA.
Table 1. Values of system parameters.
Component C1 C2 C3 C4 R4 R3 TR τR
Value 1 pF 22 pF 1 pF 102.4 pF 1 MΩ 2.2 kΩ 102.4 µs 4.8 µs
2.4. ADC
The ADC is integrated in the CMOS current-to-digital converter as shown in Figure 3. The scheme
of the ADC is standard and it is reported in Figure 7; it is a switched-capacitors second-order ∆Σ
converter operating between voltages VREF+ = 2.1 V and VREF´= 1.2 V. Timing signals, ph1 and ph2,
are two non-overlapping 10 MHz signals generated from an external 80 MHz clock. The use of a
second-order ∆Σ converter allows keeping the quantization noise below the thermal noise of the input
front-end thanks to ∆Σ noise shaping. The output of the ADC is a 10 MHz 1-bit data stream that is
filtered and downsampled by a FIR digital filter implemented in the FPGA.
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2.5. Stimulus Generation and Offset Compensation
The offset potential arising from the electrode-electrolyte interface can be of the order of tens
to hundreds of millivolts, following the Nernst equation [24]. The dispersion of actual value of the
offset potential around the nominal value strongly depends on type of the electrode and fabrication
technique. Moreover, microfabricated electrodes suffer from higher instability and dispersion due to
small sizes of the electrode and low control of process parameters [24–26].
This offset potential generates offset current that limits the acquisition range or even causes
saturation of the amplifier, since the equivalent transresistance is very high. For instance; 200 mV offset
over 1 GΩ channel resistance leads to 200 pA current that saturates the transimpedance amplifier
when working in the 200 pA range. To cope with this, the OCL is activated at the beginning of
each experiment [27]. It compares VOUT with the reference voltage VCM, which is the bias voltage
of the reference electrode, and generates a DC voltage VOFF that is applied to the positive input of
the integrator:
VOFF “
VCM
´
1` ReqRS
¯
` ReqRS Vo f f ,ele´
1` ReqRS
¯ « VCM `Vo f f ,ele (7)
where RS is the equivalent resistance of the ion channel. Under the assumption Req >> RS then the
offset current is almost nulled, while a small offset current still remains in case of higher value of RS.
Note that offset of the LNA is comp nsa ed along with offset of electrodes. The compensation
loop is realized by mea s of a comparator, a latch and an 8-b t up/down counter working at 150 Hz
(Figure 8).
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Figure 8. Architecture of the offset compensation loop. The offset compensation voltage VOFF is
generated comparing the output of the frontend vOUT with VCM and then incrementing a 8-bit counter.
Stimulus signal vSTIM comes from the FPGA and is summed to VOFF and fed to a DAC so as to create
voltage vC A passive LPF filter at DAC output limits the noise.
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A time-varying stimulus signal vSTIM is needed when working with voltage gated ion channels or
for full characterization of ion channels. The signal vSTIM is digitally generated by the FPGA and then
sent to the CMOS amplifier through SPI interface, as shown in Figure 8. Both offset compensation and
stimulus generation are addressed in the digital domain. Voltages vSTIM and VOFF are added together
and converted in analog domain by a 10-bit DAC to create the voltage vC that is applied to the positive
input of the integrator (Figure 3):
vC “ vSTIM `VOFF (8)
The 10 bits of the DAC must accommodate the swing for both vSTIM and VOFF, limiting them to
˘384 mV and ˘128 mV, respectively. At the DAC output, a passive LPF filters out the high frequency
noise. Extremely low noise acquisitions require an external capacitor of at least 1 nF. Note that a larger
external capacitance reduces the noise as well as the bandwidth of the stimulus voltage. For instance,
setting CEXT = 1 nF limits the bandwidth of vSTIM to a few kHz.
2.6. Subtractor
The voltage vC = vSTIM + VOFF is applied to the DUT by means of the virtual short circuit imposed
by the negative feedback of the integrator. Hence the integrator behaves like a non-inverting amplifier
from the vC standpoint, and the voltage v01 can be written as:
v01 “
ż ˆ
CS ` CP
C1
` 1
˙
dvC
dt
dt “
ż
iIN
C1
dt` vC (9)
Equation (9) states that vC signal directly propagates through the first stage as an unwanted
additive component to the measured input signal. To avoid this effect, the subtractor stage multiplies
vC by ´1 and adds its output to integrator output (Figure 5). Obviously this stage adds noise but it is
not needed for electrophysiology experiments requiring constant vC; hence, it is possible to activate or
deactivate it using control signal Sub.
2.7. Noise Analysis
Noise models presented in [14] are not directly applicable to the proposed architecture since it
is based on a combination of both continuous time (CT) and discrete time (DT) approaches. Hence a
new model is derived, based on theory and methods described in [28,29]. The analog frontend can be
simplified as shown in Figure 5a, where the following assumptions were made:
i all the stages prior to the sampling are treated as linear time-invariant systems;
ii node x takes into account low-pass filtering done by the Sallen-Key but not the sampling; there
is not a direct correspondence of node x in the schematic diagram (Figure 5b).
iii node OUT is renamed into y to get more compact equations.
The noise power spectrum density (PSD) at node x can be written as:
Gx p f q „ p2pi f q2 pC1 ` CINq2 R2eq ¨ e2n ¨ 1´
1` ffp
¯2 (10)
where CIN = CS + CP, en is the input-referred noise source of the OTA, fp is the dominant pole of the
system that is set by the LPF, and noises generated by voltage amplifier and differentiator have been
neglected. Note that Gx(f) has not a white shape but it rises with f where Flicker dominates, and with f2
where thermal noise dominates (Figure 9a). Simplifying Gx(f) to a triangular shape the autocorrelation
function of x(t) becomes:
Rxx pτq „ A fpsinc2
`
fpτ
˘
(11)
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where A is the peak value of Gx(f). The voltage at node y can be seen as vy ptq “ y1 ptq ` y2 ptq:
y1 ptq “
#
vx ptq in active phase
0 in reset phase
ñ y1 “ vx ptqř
n
p pt´ nTq
y2 ptq “
#
0 in active phase
vx pnTq in reset phase ñ y
2 ptq “ ř
n
vx pnT´ TRq ¨ r1´ p pt´ nTqs
(12)
where p(t) is a step function equal to zero in the reset phase and equal to 1 for every other time.
Signal y1(t) takes into account the linear CT behavior of the system, although periodicity creates
cyclostationary properties [30], while y”(t) takes into care the DT sampling behavior. The noise PSD at
node y can be written as [31]:
Gy p f q “ Gy1 p f q ` Gy2 p f q ` 2Re
"
F
„A
Ry1y2 pt, τq
E
TR
*
(13)
where F denotes the Fourier transform, Ry1y” is the cross-correlation function and TR is the reset period.
The first term in Equation (13) can be expanded as:
Gy1 p f q “ 1T2R
ÿ
n
pTR ´ τRq2 sinc2
„
n pTR ´ τRq
TR

Gx
ˆ
f ´ n
TR
˙
(14)
where τR is the pulse duration of F3. Note that periodicity of y1 leads to folding of the noise PSD.
However the sinc function is around zero for all n ‰ 0 since τR << TR; hence Equation (14) can be
simplified to:
Gy1 p f q “ pTR ´ τRq
2
T2R
Gx p f q – Gx p f q (15)
This simplification is even more valid when τR tends to zero (i.e., pure CT behavior) while the
whole term in Equation (14) goes to zero when τR tends to TR (i.e., pure DT behavior).
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Figure 9. (a) Simplified block scheme of the proposed architecture. Noise analysis is based on this 
system simplification where sampling is decoupled from the Sallen-Key filter; (b) Qualitative sketch 
of the noise PSD at node x; (c) Qualitative sketch of noise autocorrelation function at node x. 
The second term in Equation (13) is the noise PSD of a standard sampling process, hence it can 
be written as [14,31,32]: 
   
2
2
2
sincRy R x
k RR
k
G f f G f
TT


 
   
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  (16) 
. fi . i i
lifi ti here sampling is decoupled from the Sallen-Key filter; (b) Qualitative sketch of
the noise PSD at node x; (c) Qualitative sketch of noise autocorrelation function at node x.
The second term in Equation (13) is the noise PSD of a standard sampling process, hence it can be
written as [14,31,32]:
Gy2 p f q “
τ2R
T2R
sinc2 p f τRq ¨
ÿ
k
Gx
ˆ
f ´ k
TR
˙
(16)
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The third term in Equation (13) needs a little more derivation. Denoting random variables with
upper case letters, then the cross-correlation function can be written as:
Ry1y2 pt, τq “ E
“
Y1 ptqY2 ptq‰
“ E
„
X ptqř
n
p pt´ nTRqř
m
X pmTR ´ τRq r1´ p pt´ τ´mTRqs

“ Rxx pτRqř
n
ř
m
δ pt´mTRq p pt´ nTRq r1´ p pt´ τ´mTRqs
(17)
Since Rxx(τ) has the form expressed in Equation (11), then Rxx(τR) is around zero for τR > 1/fp.
In our case τR = 4.8 µs and fp is around 710 kHz, hence we neglect the cross-correlation term in
Equation (13). If 1/fp > τR this simplification is not valid any longer and Equation (17) should
be considered.
Using all the above, we simplify Equation (13) to:
Gy p f q “ Gx p f q `
ˆ
τR
TR
˙2
sinc2 p f τRq
ÿ
k
Gx
ˆ
f ´ k
TR
˙
(18)
Note that high frequency thermal noise gives the main contribution to folding noise while Flicker
noise can be easily ignored in both the terms because of its frequency shape (see Figure 9b). The first
term in Equation (18) is the noise PSD before sampling, while the second term in Equation (18) is
the folding of high frequency noise due to the reset process. Unfortunately the folding term cannot
be easily simplified using the undersampling ratio (USR) as done in [14,28], because Gx(f) has not a
standard white shape. Finally the input-referred noise is given by:
i2in p f q “
Gy p f q
R2eq
–
Gx p f q `
´
τR
TR
¯2
sinc2 p f τRq
USRř
k“0
Gx
´
f ´ kTR
¯
R2eq
(19)
Equation (19) was implemented in Matlab by solving the summation for k up to USR = pifPTR.
Matlab analysis reveals that folding noise dominates the first term in Equation (19), although it is
multiplied by a pre-factor (τR/TR)2 that is much less than 1. Note that this pre-factor is near 1 in
pure-DT approaches.
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Equation (19) indicates some design considerations:
- The most direct method of reducing folding noise is lowering the USR, which defines how many
times the noise folds back into the baseband. This can be easily done by lowering fp, but this
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directly affects the bandwidth of the system and the sampling error [14]. Moreover, if 1/fp becomes
greater than the reset pulse duration τR then Equations (18) and (19) are no longer valid, since
cross-correlation power computed from Equation (17) must be taken into consideration.
- Another important parameter is the period TR, which appears in both USR and pre-factor.
It should be small to lower USR while it should be big to lower the pre-factor (τR/TR)2. Since
TR is squared in the pre-factor term then it is better to make it as high as possible. This relation
between noise and parameter TR is confirmed by periodic-steady-state noise (pss-noise) analysis
and it is predicted by our mathematical model, see Figure 10.
- Another way of reducing the folding noise is to keep Gx(f) as low as possible. This directly
translates into using a low-noise OTA and lowering the input capacitance CIN as well as the
feedback capacitance C1, creating a noise-bandwidth trade-off.
3. Experimental Results
3.1. Implementation
The system has been implemented in 0.35 µm CMOS technology. A microphotograph of the
ASIC is shown in Figure 11. It has two separate current frontends occupying a total area of 9.2 mm2.
The two-core design was dictated by the need to implement a prototype compact parallel recording
platform, with 12 channels acquired concurrently [13]. A single core consumes a total of 41 mW.
This power consumption includes all the circuits implemented in the CMOS chip, i.e., analog frontend,
ADC, DAC, voltage references, clock buffering and digital circuits. The system can acquire signals up
to 100 kHz at the highest resolution.
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3.2. Noise Measurements
The ´3 dB bandwidth reported in following figures is set by the digital FIR filters at the output
of the ∆Σ ADC. We implemented 150 taps FIR filters with triangular windowing at different cut-off
(´6 dB) frequencies (10 kHz and 200 kHz). The´3 dB bandwidth of these filters is 7.5 kHz and 175 kHz
respectively. Note that the acquisition bandwidth can be theoretically increased up to half the ADC
sampling frequency (i.e., 5 MHz), losing in resolution. However, the Sallen-Key LPF in Figure 5 and
the quantization noise practically limit the maximum bandwidth to 710 kHz and 200 kHz, respectively.
For bandwidths higher than 200 kHz, i.e., OSR lower than 26, the quantization noise dominates over
the thermal noise reported hereafter.
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The input-referred noise PSD is computed by dividing the output noise PSD by the square of the
equivalent transresistance Req. Figure 12a shows the open-input input-referred noise measured at both
the 200 pA and 20 nA input ranges with deactivated subtractor stage. The system has an input noise
as low as 4 fA/
‘
Hz in the 7.5 kHz bandwidth, and 6 fA/
‘
Hz in the 175 kHz bandwidth, proving the
low-noise capability and the wide acquisition bandwidth. Noise PSDs are flat at low frequencies since
folding noise dominates, as discussed in Section 2.7, while they rise at high frequencies where the CT
term dominates, as usual in transimpedance amplifiers [14].
Table 2 compares the noise model given by Equation (19) with measured and simulated r.m.s.
noise over a 10 kHz bandwidth. The theoretical value was obtained by implementing Equation (19)
in Matlab and solving the summation for k up to USR = pifPT. The parameters are the followings:
fp = 710 kHz, TR = 102.4 µs, τR = 4.8 µs, C1 = 1 pF, Req = 2.25 GΩ, en = 3 nV/
‘
Hz. Noise simulation
was done using SpectreRF®, which takes into account noise folding and cyclostationary properties of
the system. Note that CIN = CP = 3 pF was used in both mathematical model and simulations to count
for stray capacitances facing to the input node, such as capacitive effects due to pad, bonding wires,
pin, etc. This value was indirectly estimated from measurements and parasitic extraction.
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Figure 12. (a) Open-input input-referred noise measured at two different ranges (20 nA and 200 pA).
The noise is as low as 4 fA/
‘
Hz in the best condition (i.e., range = 200 pA and digital filtering at
10 kHz with a sinc3 LPF), while raises to 6 fA/
‘
Hz at 200 pA range and digital filtering at 200 kHz.
The highest noise floor, that is 40 fA/
‘
Hz, is shown in the wider 20 nA range. Digital FIR filters with
triangular windowing and 150 taps were used; (b) Short-time trace recorded at bandwidth = 175 kHz
showing periodic spikes every TR = 102.4 µs. This spikes are linked to the period reset activity;
(c) Relation between input-referred r.m.s. noise at 10 kHz and input capacitance Cin, which takes into
care microfluidic device together with BLM. Measured values are compared with simulations and
theoretical estimation, validating Equation (19).
Table 2. Comparison of noise theory with simulation and measures.
Theory (18) Simulation Measure
RMS NOISE at 10 kHz 380 fA 400 fA 420 fA
Conditions CIN = CP = 3 pF CIN = CP = 3 pF Open-input
Figure 12a also shows the input-referred noise current recorded at maximum bandwidth with
the 20 nA input range selected. The noise floor is ten times higher than noise measured at the 200 pA
range. Spikes around 10 kHz and multiple frequencies results from the periodicity of the system
due to the cyclostationary nature of the output noise [30]. This behavior can be seen as periodic
spikes in the time-domain (Figure 12b). The noise is closely dependent on CIN as seen in Equation (10)
and demonstrated by measurements shown in Figure 12c. This result confirms the need for small
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microfluidic device and integrated electronic readout placed as close as possible to the microfluidic
chip. All the noise PSDs described above refer to measurements done in the optimum condition of
deactivated OCL and constant voltage vC.
3.3. Offset Compensation Loop and Subtractor
Demonstration of the effectiveness of the OCL is reported in Figure 13a. The presence of the
electrode offset causes a nA current to flow into the transimpedance amplifier. The OCL changes the
DC component of the stimulus voltage so as to counteract the electrode offset and apply a zero DC
voltage to the BLM.
Subtractor stage has been tested connecting 10 pF to the input node and applying a 100 mVpp
triangular wave as vC signal. Under this condition, a 400 pA (800 pApp) square wave current flows
through the input node. The amplifier works at ˘20 nA range and 7.5 kHz bandwidth. Figure 13b
reports the estimated input current, computed referring the output of the FIR filter back to the input
by means of the equivalent transresistance, when subtractor stage is either deactivated or activated.
Following the analysis described in section II, the estimated input current is given by:
iˆIN “ voutReq “
ˆ
1` C1
CS
˙
iIN (20)
In the former case, the input current is overestimated by a factor of 2, while the latter case reports
the correct 400 pA value, proving the functionality of the subtractor stage. The activation of the OCL
and the subtractor adds noise sources in the circuit increasing the input-referred noise, as shown in
Figure 13c.
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Figure 13. (a) Functionality of the OCL. An offset in the nA range usually exists at the beginning of the
experiment. The OCL changes the DC component of the applied stimulus vC until a zero current is
recorded (i.e., VOUT = VCM); (b) Functionality of the subtractor. A 10 pF capacitor is connected to the
input while a 100 mVpp triangular wave at 200 Hz is applied as vC signal leading to a 800 pApp current
square wave flowing through the input. The input current is overestimated when the subtractor is
turned-off; (c) Effect of the OCL on the input-referred noise. When the OCL is activated and a stimulus
signal vSTIM is applied, the noise rises from 4 fA/
‘
Hz to 6 fA/
‘
Hz due to noise sources in the OCL.
Note that vC is filtered with an external 10 nF capacitance.
3.4. Ion Channel Recording
The system was tested by acquiring data of single ion-channel currents. The measurement setup
consists of a single microfluidic device with its own ASIC frontend mounted on the platform shown
in Figure 2. Validation tests were done with three different kinds of ion-channel: gramicidin-A,
α-haemolysin and KcsA potassium channel.
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3.4.1. Gramicidin-A
The microfluidic device was filled with buffer solution (1 M KCl, 10 mM HEPES,
pH 7.4) and bilayers formed by painting a 10 mg/mL solution of phospholipid
(1,2-diphytanoyl-sn-glycero-3-phosphocholine, DPhPC, Avanti Polar Lipids, Alabaster, AL,
USA) in decane over the apertures. Figure 14a shows current traces for gramicidin-A ion-channels
with an applied potential of 100 mV. Data was acquired at 625 Hz, and shows the opening of three
independent ion-channels (each current step corresponds to a single gramicidin A dimer). The typical
ion channel current step is about 2.6 pA, which corresponds to a conductance of ~26 pS and matches
literature values for gramicidin-A [33,34]. This simple test proves the ability of the system to acquire
low current signals involved in standard ion-channel monitoring.
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of the protein α-HL was added to the top aqueous compartment. Figure 14b shows current steps of 
the order of 50 pA, indicative of the insertion of single α-HL nanopores, at an applied potential of  
50 mV. A small number of current steps is to be expected because α-HL does not exhibit a transition 
between a closed and an open state. Again, the magnitude of the current steps is in reasonable 
agreement with literature values for α-HL in 1 M KCl solution [35,36]. 
3.4.3. KcsA Potassium Channel 
To demonstrate fast gating characteristic, the wild type KcsA channel, which has rapid closing 
and opening events was used. The BLM was made from a mix of POPC and POPG (1:1) lipids, due 
to the influence of PG on channel gating [16]. KcsA activates only in acidic pH, therefore both the top 
and bottom compartment was filled with 150 mM KCl, 10 mM HEMS, pH 4.0. A 5 μL suspension of 
proteoliposomes containing KcsA channels (1000:1 lipid to protein ratio) was added to the top 
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displays long-lived ‘quiet’ or closed intervals and exhibits low open probabilities [16]. Single channel 
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Figure 14. (a) Data from gramicidin-A channels. Applied potential = 100 mV and the acquisition has
been performed at 625 Hz; (b) Current trace showing the insertion of two α-HL nanopores. Experiments
performed with 2.5 µg/ml of α-HL protein in 1 M of KCl solution. Acquisition performed at 200 pA
range with post-processing filtering at 1.25 kHz; (c) KcsA recording at 125 mV with data filtered at
5 kHz and (d) 10 kHz. The buffer was 150 mM KCl, pH 4.0.
3.4.2. α-Haemolysin
To demonstrate the capability of the system to record larger current steps, a 2.5 µg/mL solution of
the protein α-HL was added to the top aqueous compartment. Figure 14b shows current steps of the
order of 50 pA, indicative of the insertion of single α-HL nanopores, at an applied potential of 50 mV.
A small number of current steps is to be expected because α-HL does not exhibit a transition between
a closed and an open state. Again, the magnitude of the current steps is in reasonable agreement with
literature values for α-HL in 1 M KCl solution [35,36].
3.4.3. KcsA Potassium Channel
T d monstrate fast gating char cteristic, the wild type KcsA hannel, which has rapid closing
and opening events was used. The BLM was made from a ix of POPC and POPG (1:1) lipids, due to
the influence f PG on cha el gating [16]. KcsA activates nly in acidic pH, therefore both the top
and bottom compartment was filled with 150 mM KCl, 10 mM HEMS, pH 4.0. A 5 µL suspension
of proteoliposomes containing KcsA channels (1000:1 lipid to protein ratio) was added to the top
compartments and the potential applied to the bottom compartment. Characteristically, KcsA displays
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long-lived ‘quiet’ or closed intervals and exhibits low open probabilities [16]. Single channel traces
in symmetrical 150 mM K+ solutions, at 120 mV are shown in Figure 14c,d, where the current steps
are consistent with previous published results [35]. The data shows the platform can record fast
gating channels.
It was not possible to perform ion channel recording at higher bandwidths due to limitations
in the microfluidic-biological setup; that are mainly capacitive loading and biological noise. In fact,
the channel activity is barely visible even in the 10 kHz-filtered (´6 dB) acquisition of Figure 14d.
Increasing the acquisition bandwidth to 100 kHz will lead to a three-fold higher noise, at least.
3.5. State-of-the-Art Comparison
The benchmark instrument for low-noise acquisition of small currents (<1 nA) is the Axon
Axopatch 200B (Molecular Devices, Sunnyvale, CA, USA), which has an input-referred noise of
6 fA/
‘
Hz in resistive mode, and 0.7 fA/
‘
Hz in capacitive mode [18]. A comparison between
Axopatch and the transimpedance ASIC is shown in Figure 15. Our system has comparable
performances both in term of bandwidth and noise but integrated in a single silicon chip.
Comparison with state-of-the-art low-noise CMOS current interfaces is reported in Table 3.
Our system has a state-of-the-art noise performance (6 fA/
‘
Hz) together with wide acquisition
bandwidth (100 kHz) and high gain (2.25 GΩ), meeting all the requirements of BLM ion-channel
recording. It also embeds the ADC simplifying the design of parallel acquisition platform. Note that
power consumption is not a main concern for this type of application, providing it is lower than a few
Watts. Ferrari et al. [37] achieves optimum noise performance and wide bandwidth but the output is
still a current, needing a I/V stage that may introduce extra noise. Moreover, the system is shot-noise
limited, showing a noise floor that increases with the input current. Reference [38] is the only CMOS
transimpedance amplifier presenting low-noise (<10 fA/
‘
Hz) and wide bandwidth (>100 kHz), but
does not embed the ADC.
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4. Conclusions
This paper presented a CMOS transimpedance amplifier based on the integrator-differentiator
scheme for BLM ion-channel recording. The application requires low-noise current acquisition
(~fA/
‘
Hz), high transimpedance value (>1 GΩ) and wide acquisition bandwidth (>10 kHz) in
a compact design that can be easily parallelized for a future implementation in HTS instruments.
CMOS integration of the architecture is a key feature since parasitic capacitances on the input node
strongly increase the electronic noise.
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Table 3. State-of-the-art comparison.
Paper Noise floor @ RoomTemperature
Embedded
ADC
Analog Power
Consumption
Digital Power
Consumption
Input Capacitance for
Characterization of Noise Floor
Operating
Bandwidth [kHz]
Gain
[GΩ] Technology Node
[21] 12 fA/
‘
Hz NO - - - 10.000 <1 CMOS 0.13 µm
[20] 2 fA/
‘
Hz NO 3 µW - - 6 >1 CMOS 0.13 µm
[37] 0.5 fA/
‘
Hz NO - - 1 pF 1000 *1 -
[39] 6 fA/
‘
Hz NO 1.5 mW - 7 pF 50 - CMOS 0.5 µm
[38] 4 fA/
‘
Hz NO 45 mW - 800 fF 10,000 0.06 CMOS 0.35 µm
[40] 11.6 fA/
‘
Hz NO 5.22 mW - - 1400 0.01 CMOS 0.18 µm
[13] 3 fA/
‘
Hz@B = 625 Hz
12 fA/
‘
Hz @B = 10 kHz YES 20 mW 20 mW 3 pF 10 2.25 CMOS 0.35 µm
This work 4 fA/
‘
Hz*2 @B = 7.5 kHz
6 fA/
‘
Hz *2 @B = 175 kHz
YES 21 mW 20 mW 3 pF 100 2.25 CMOS 0.35 µm
*1 The output of this amplifier is a current; *2 Noise floor measured at ˘200 pA range.
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The integrator-differentiator scheme is periodically reset to avoid saturation but the output
voltage is sampled at frequency fS > fR disregarding the reset behavior. In this way the circuit achieves
wide acquisition bandwidth and low noise performance even at low frequencies. The final result
is a current-to-digital converter meeting all the applications requirements: (i) noise floor less than
10 fA/
‘
Hz (i.e., 400 fArms at 10 kHz and 1.9 pArms at 100 kHz, both measured at ˘200 pA range);
(ii) 100 kHz bandwidth; (iii) transimpedance of 2.25 GΩ; (iv) power consumption of 41 mW per channel
including the ADC. The proposed architecture is one of the faster transimpedance amplifiers in the
literature and it offers state-of-the-art noise performance.
A full design rationale, together with noise analysis, was presented describing all the trade-offs
and design options. The system has two acquisition ranges (˘200 pA and ˘20 nA), while the
acquisition bandwidths can be easily changed setting the OSR of the digital FIR filters. The front-end
can apply a stimulus voltage to the BLM through virtual short-circuit of the first OTA. This feature
is very useful when working with voltage-gated ion channels. Moreover, an integrated digital offset
compensation loop balances any offsets in the Ag/AgCl electrodes.
The current-to-digital converter has been embedded in a multi-channel heterogeneous
platform, along with microfluidic chips for current acquisitions from ion channels. Gramicidin-A,
α-haemolysin and KcsA potassium channels have been used to prove both the platform and the
current-to-digital converter.
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